In this paper, we report a new collector-up npn heterojunction bipolar transistor (C-up HBT) which employs a p-type doping buried layer inserted between extrinsic emitter and subemitter for current confinement. A theoretical study is performed to verify the functionality of the p-type doping buried layer using a two-dimensional device simulator. The structural parameters of the device and bias conditions on the buried layer are investigated to understand the limitations and the potential of devices. It is found that the emitter structure should be optimized to achieve the high efficiency of current confinement and the design of overlap between base-collector junction and buried layer is effective to suppress the carrierblocking effect. Moreover, proposed C-up HBT demonstrates the similar current-gain cutoff frequency ( f T ) characteristics compared with conventional C-up HBT fabricated by ion implantations. The impact of f T caused by the external base-emitter capacitance (C BE,ext ) can be relieved by further structural optimization of the emitter layer and lateral scaling of the extrinsic region. To clarify the feasibility of the proposed C-up HBTs, we also specify the fabrication process for the devices with epitaxial regrowth techniques. key words: C-up HBT, doping buried layer
Introduction
Heterojunction bipolar transistors are currently utilized in many high performance analog and digital circuits applications. Since base-collector capacitance (C BC ) is a critical factor limiting the device and IC's high-frequency performance, various technologies that directly address the reduction of C BC have been examined [1] - [6] . Collector-up (Cup) HBTs offer a simple method to reduce C BC relatively to the emitter-up counterparts because the extrinsic basecollector junction does not exist theoretically [7] . However, suppression of the injection current through the extrinsic base-emitter junction is critical to achieve a desirable current gain. Generally, methodologies have been reported to achieve the suppression. The formation of a higher barrier or high-resistivity layer buried in the extrinsic base-emitter junction can be achieved by using oxygen-ion implantation, oxidation confinement, and selective undercut etching [8] - [13] . Since the ion-implantation technique has typically been used in the conventional C-up HBTs to achieve the high-resistivty layer, however, the devices will suffer an increase in extrinsic base resistance, and the defects are con- sidered to degrade the reliability of devices' characteristics [14] . In this paper, we propose a novel C-up npn HBT with a p-type doping buried layer to confine the injection current.
With the insertion of the buried layer between the extrinsic emitter and the subemitter, the injection current through the extrinsic base-emitter junction is suppressed due to the depleted extrinsic emitter.
The operation principle and performance of the proposed device are demonstrated and analyzed by means of two-dimensional (2D) device simulation. Energy band diagrams and the contour maps of current distribution are presented to verify the confinement of injection current. Device performances are studied for the proposed C-up HBTs with different emitter structural parameters (doping concentrations and thickness) and different bias on the p-type doping buried layer. The simulation of C-up HBTs with the known structure [9] is also performed to compare the efficiency of current confinement. Finally, we specify a possible fabrication process for the proposed C-up HBTs by epitaxial regrowth techniques. Figure 1 shows the cross-section of the proposed C-up npn InGaP/GaAs HBT. A p-type doping buried layer is selectively inserted between emitter and subemitter to define the intrinsic region of the device. Meanwhile, an extra electrode contact PB is designed to enhance the injection current confinement in the C-up HBTs. Figure 2 illustrates the band diagrams of the C-up HBT in the forward-active mode (V BE = 1.2 V, V BC = −2 V, while PB is floating) to explain the prin- ciple operation of the proposed device. As shown in Fig. 2 , the overlapped conduction bands (E C ) in the emitter region implies that a parasitic electron current flows through the undepleted extrinsic emitter and degrades the current confinement in the C-up HBTs. To suppress the injection current through the extrinsic base-emitter junction, the extrinsic emitter must be fully depleted in order to prevent this parasitic current. Therefore, structural parameters of the InGaP emitter layer are optimized in such a way that the extrinsic emitter can be fully depleted. In addition, the PB electrode is designed to enhance the current confinement by controlling the potential of the buried layer. The injection electron flow is expected to be confined in the intrinsic region while the p-type doping buried layer is grounded or correctly biased.
Device Structure and Operation

Simulation Results and Discussion
The performances of the proposed C-up HBTs are obtained utilizing a 2D simulator from ISE TCAD. Basic equations to be solved in simulations are Poisson's equation and the current continuity equations for electrons and holes. Various physical mechanisms, such as band gap narrowing (BGN) model, Shockley-Read-Hall recombination, Auger recombination and concentration-dependent carrier mobility are included in the simulation. Figure 3 shows the schematic diagrams of the conventional (conventional 1 and conventional 2) and proposed C-up HBTs. The corresponding structural parameters and related regions are described in Table 1 . For the conventional C-up HBTs in Fig. 3(a) , a higher barrier formed by pulling the p-n junction into the wide-gap emitter layer is adopted to suppress the current injection in the extrinsic region [7] , [9] . With the ionimplantation treatment to move the p-n junction into the wide-gap emitter, the boundary between the intrinsic and extrinsic regions is directly formed by the collector mesa. For the conventional C-up HBT shown in Fig. 3(b) , a high- Table 1 . resistivity emitter buried in the extrinsic emitter is adopted to suppress the current injection in the extrinsic region. The collector mesa (or the collector electrode) directly defines the intrinsic region of the device. Usually, the extrinsic emitter is made semi-insulating by ion-implantation, but here we treat it as an ideal insulator for simplification. In the proposed C-up HBTs ( Fig. 3(c) ), the devices with different emitter thickness (d E ) and doping concentration (N E ) are simulated to investigate the efficiency of current confinement. One important feature should be emphasized is that an overlap (W OL ) between base-collector junction and the buried layer is designed to avoid the carrier-blocking effect [15] . The contact electrodes for emitter, base, collector, and buried layer are labeled as E, B, C, and PB, respectively. The PB electrode is designed to enhance the current confinement by controlling the potential of the buried layer.
Potential Effect of the p-Type Doping Buried Layer
In the proposed C-up npn HBT, the current conduction in the extrinsic emitter region can be suppressed by controlling the potential of the p-type doping buried layer. Figure 4 shows the simulated band diagrams for the extrinsic region of C-up HBTs (cut b-b in Fig. 3 ) while PB contact is grounded and floating. The thickness (d E ) and doping (N E ) of the emitter layer in this result are 80 nm and 3 × 10 17 cm −3 , respectively. When the PB contact is grounded, as shown in Fig. 4(a) , the potential profiles of the buried layer are fixed. Under normal operating conditions, the extrinsic base-emitter junction and the emitter-buried layer junction are forward-and reverse-biased, respectively. As V BE increases, the reversebiased depletion region in the extrinsic emitter increases. If the voltage is increased further (for example, V BE = 1.2 V), the extrinsic emitter is totally depleted and the current suppression is established. When PB electrode is floating, in contrast, the reverse-biased depletion region in the extrinsic emitter is less V BE dependent, thus the current suppression is less efficient. For V BE = 1.2 V, the band diagrams in Fig. 4(a) shows depletion in the extrinsic emitter, but not depleted in Fig. 4(b) . Figure 5 shows the simulated Gummel plots of the proposed C-up HBT with W OL of 0.2 µm. When PB electrode is floating, the device shows higher base current and lower current gain (β) due to the current conduction in the extrinsic emitter. At low current density (low V BE ), the buried layer has less effect in depleting the extrinsic emitter and thus shows lower injection efficiency. As V BE increases, the extrinsic emitter gradually depletes, and the current gain increases until the critical current density of Kirk effect. If PB electrode is grounded, the base current is significantly reduced due to the effective depletion in the extrinsic emitter. To further understand how the electron conduction in the extrinsic emitter degrades the injection efficiency, the current distribution in the device is investigated. Figure 6 illustrates the contour maps of the electron current distribution at J c = 1 kA/cm 2 (V BE = 1.2 V). The stream curves indicate the path of current flow (injected electrons move in the opposite direction due to the negative charge). As shown in Fig. 6(a) , when PB electrode is floating, a significant portion of injected electrons exists in the extrinsic emitter. These injected electrons, which eventually recombine with the holes or directly reach the base contact, result in relatively high base current and limit the current gain to low values. As shown in Fig. 6(b) , when PB elec- trode is grounded, the electron conduction in the extrinsic emitter is substantially suppressed. It is concluded that the PB electrode should be grounded or even negatively biased to enhance the injection current confinement.
The Design of Emitter Layer
In addition to studying the bias effect of the buried layer, the design of emitter layer for a properly working C-up HBT is investigated. Figure 7 shows the simulated Gummel plots for the C-up HBTs with W OL of 0.2 µm, emitter doping of 3 × 10 17 cm −3 , and various emitter thickness, while PB electrode is grounded to enhance the current confinement. A significant difference in the base current is observed. As the emitter thickness increases from 80 nm to 120 nm, higher base current and thus lower current gain are observed. This is due to the parasitic injection current in the extrinsic region while the extrinsic emitter is not completely depleted. However, as the emitter thickness decreases to 40 nm, a relatively high base leakage current is observed at the low V BE range. This unwanted base leakage current is caused by the holes back-injection with field emission mechanism in the extrinsic base-emitter junction, which is due to the thinning of effective barrier to holes as the emitter thickness decreases. Figure 8 (a) shows the simulated Gummel plots for the C-up HBTs with emitter thickness of 80 nm and various emitter doping concentrations, while PB electrode is grounded. As the emitter doping increases, the extrinsic emitter becomes less depletion at the same bias, thus the phenomenon of electron conduction in the extrinsic emitter is more pronounced and results in higher base current. If the emitter thickness is scaled down to 40 nm, as shown in Fig. 8(b) , all the devices maintain desirable current confinement from depleted extrinsic emitter even the emitter doping increases to 1 × 10 18 cm −3 . However, the base leakage current at low V BE range, which is dominated by the holes back-injection in the extrinsic base-emitter junction, is more pronounced in devices with lower emitter doping concentration. In summary, the thickness and the doping concentra- tion of the emitter layer should be optimized to make the extrinsic emitter fully depleted, thus a high performance Cup HBT is achieved.
The Carrier-Blocking Effect
In addition to the investigation on characteristics for the proposed C-up HBTs, we also compare the results to the simulation of devices with the conventional structure. Figure 9 shows the simulated Gummel plots for the conventional (conventional 1 and conventional 2) and proposed Cup HBTs. At low V BE (V BE < 1.1 V), the proposed device shows relatively high base current due to holes backinjection in the extrinsic base-emitter junction. As V BE increases, a higher base current is observed in the conventional device. This can be attributed to the carrier-blocking effect occurs at the edge enclosed by the collector mesa and extrinsic base surface. When the carrier-blocking effect happens, electrons injected from the emitter to the base are partially blocked and recombine with the holes in the extrinsic base region. This not only leads to an increase in base current but also in base delay time (τ B ) [15] . In the proposed C-up HBTs, the suppression of carrier-blocking effect by the design of overlap (W OL ) implies that the area of base-collector junction should be designed larger than that of the intrinsic base-emitter junction. If the ideal of overlap can be carried out in the conventional C-up HBTs with lateral spreading of heavily implanted ions [14] , the unwanted carrier-blocking effect is expected to be suppressed.
However, the design of overlap will bring an extrinsic C BC to the device, thus decrease the advantage of C-up HBT. Therefore, the value of W OL should be optimized to achieve a high performance C-up HBT. One method to quantify the carrier-blocking effect is to simulate the current gains of several HBTs with various intrinsic emitter widths (W E ). According to the simulated 2-D structures shown in Fig. 3 , the base current I B can be written as
where J B,bulk , J B,scr , and J Bp are the base bulk recombination current density, the base-emitter space-charge recombination current density, and the base-to-emitter back-injected current density, respectively; K B,sur f (A/cm) and K B,block (A/cm) are the surface and carrier-blocking recombination current divided by the emitter periphery. In this 2-D simulation, the surface recombination is not taken into account, the second term in Eq. (1) is simplified to K B,block . Dividing both sides by collector current I C , we obtain
where J C = I C ×2/W E represents the collector current density. Figure 10 shows J C × (1/β) versus (1/W E ) for both conventional and proposed C-up HBTs, with W E varying from 0.4, 0.8, 1.2, 1.6, to 2 µm, respectively. All data are taken at J C = 10 kA/cm 2 . From Eq. (2), the intercept of the curves in Fig. 10 with the y-axis represents the sum of J B,bulk , J B,scr , and J Bp , and the slope represents 2 × K B,block . This figure shows that whereas the carrier-blocking effect is significant for the conventional C-up HBTs, it is nearly zero for the proposed C-up HBTs as the W OL increases to 0.3 µm. This confirms that the design of overlap is effective to suppress the carrier-blocking effect. Besides, the carrierblocking effect becomes more dominant as the dimensions of the device scale down to submicrometer. Therefore, it is important to carefully consider the effect of overlap (W OL ) for a sub-micronmeter C-up HBT. Figure 11 shows f T characteristics for the conventional (conventional 2 HBT) and proposed C-up HBTs with various W E . Although f T is almost constant if W E is sufficiently large, a reduction in f T appears once W E enters into submicron range. Unlike the E-up HBTs, in which the degradation with device scaling is dominated by the external C BC and emitter series resistance, the degradation of f T in C-up HBTs is attributed to the external base-emitter capacitance (C BE,ext ) beneath the extrinsic base layer. By considering a hybrid-π model of the C-up HBTs including C BE,ext [16] , the resulted f T is of the form
The Effect of Extrinsic Base-Emitter Capacitance
where R E and R B are emitter and base series resistances, respectively; τ int is the total forward transit time of a ideal C-up HBT without C BE,ext . Equation (3) shows that the reduction in f T is a direct result of the additional time constant from C BE,ext . To achieve high performance Cup HBTs, the effect of additional RC time constant should be suppressed. From Fig. 11 , proposed-a HBT shows the similar f T characteristics while comparing with conventional 2 HBT. The thickness and doping concentration of emitter layer in the conventional 2 and proposed-a HBTs are 250 nm/3 × 10 17 cm −3 and 80 nm/3 × 10 17 cm −3 , respectively. This similarity demonstrates the functionality of the p-type doping buried layer to deplete the extrinsic emitter does not result in the extra capacitance and degrade the high-frequency characteristics. Furthermore, for the proposed-b HBT with higher emitter doping (1 × 10 18 cm −3 ) and thinner emitter thickness (40 nm), the f T is improved due to the reduction of emitter resistance. But the dc characteristics of proposed-b HBT is slightly degraded compared with the proposed-a HBT as observed in Fig. 8 . To further improve the RF characteristics of the proposed C-up HBTs, the reduction of C BE,ext by the lateral scaling of extrinsic region should be considered. As shown in Fig. 11 , the modified C-up HBT (proposed-c) shows improved f T characteristics by reducing base electrode width (W B = 0.3 µm) and shortening the space (S BE = 0.5 µm) between the base electrode and collector mesa.
Fabrication Process
In this section, we introduce a possible fabrication process for the proposed C-up HBTs. The steps for the device fabrication requiring two separate epitaxial growths are shown in Fig. 12 . In the first epitaxial growth (Fig. 12(a) ), the n + GaAs subemitter and p + GaAs buried layers are grown on the semi-insulating GaAs (100) substrates. Ex situ etching of the buried layer is then carried out to define the intrinsic region of the C-up HBT (Fig. 12(b) ). Following etching, the patterned wafer is cleaned and reloaded into the epitaxial system for the second growth (Fig. 12(c) ). The epitaxial structure of the second growth consists of an nInGaP emitter, a p + -GaAs base, an n − -GaAs collector, and an n + -GaAs cap layer. The completed C-up HBT is then finished by the mesa-type HBT process (Fig. 12(d) ). The proposed fabrication process has a number of potential advantages. Compared with the conventional C-up HBTs fabricated by ion-implantation to form high resistivity in the extrinsic emitter region, the devices fabricated by the proposed process would maintain low base resistance and avoid damage from ion-implantation. In addition, the capability to control the overlap between the base-collector junction and buried layer with precise lithographic alignment is critical to reduce the carrier-blocking effect. A possible challenge to this technique, however, is the contamination that occurs at the patterned surface during the ex situ etching. Contaminants such as carbon or oxygen, which acts as a donor killer center, may degrade the electrical characteristics of regrown devices. But, the degradation caused by the unwanted contaminants is believed to be suppressed by the clean processing steps [17] - [20] .
Conclusion
We have presented for the first time a C-up npn InGaP/GaAs HBT designed with a p-type doping buried layer for current confinement. From two-dimensional numerical simulation, it is found that the buried layer can effectively suppress the parasitic injection current in the extrinsic region when extrinsic emitter is completely depleted under proper PB biasing. To achieve a properly working C-up HBT, the doping concentration and thickness of the emitter layer should be designed carefully to ensure the depletion in the extrinsic emitter and avoid the holes back-injection in the extrinsic region. Compared to the simulated results of conventional C-up HBTs, it is found that the design of overlap between base-collector junction and buried layer is effective to suppress the carrier-blocking effect while the dimensions of device scale down to submicrometer. In RF characterization, it is found that suppression of the additional time constant introduced by C BE,ext is an critical issue for the continual improvement in small-scale C-up HBTs.
